

Design procedure for a PFC operated in borderline conduction mode (BCM)

$$\eta := 90\% \quad P_{out} := 180W \quad F_{sw_min} := 30kHz$$

$$V_{acLL} := 195V \quad V_{acHL} := 265V \quad F_{line} := 50Hz$$

$$V_{out} := 385V \quad V_{out_max} := 430V$$

$$\delta_V := 10\% \quad \text{allowed 100-Hz output ripple}$$

$$r_{DS_on} := 0.2\Omega \quad \text{MOSFET } r_{DS(on)} \text{ @ } T_j = 100^\circ C$$

----- NCP1608 parameter -----

$$V_{Ct} := 4.775V \quad I_{Ct} := 297\mu A \quad I_{OVP} := 10\mu A \quad V_{LIM} := 0.5V$$

$$I_{L_peak} := \frac{2 \cdot \sqrt{2} \cdot P_{out}}{\eta \cdot V_{acLL}} = 2.901 A$$

$$I_{L_rms} := \frac{I_{L_peak}}{\sqrt{6}} = 1.184 A$$

$$L_1 := \frac{\eta \cdot V_{acLL}^2 \cdot \left(\frac{V_{out}}{\sqrt{2}} - V_{acLL} \right)}{\sqrt{2} \cdot V_{out} \cdot P_{out} \cdot F_{sw_min}} = 899.006 \mu H$$

Inductor parameters

Choose min frequency

$$t_{on_max} := \frac{2 \cdot P_{out} \cdot L_1}{\eta \cdot V_{acLL}^2} = 9.457 \mu s$$

This is a constant t_{on} PFC

$$C_t := \frac{2 \cdot P_{out} \cdot L_1 \cdot I_{Ct}}{\eta \cdot V_{acLL}^2 \cdot V_{Ct}} = 588.216 pF$$

This is the timing capacitor

$$\text{Ratio} := \frac{V_{out} - \sqrt{2} \cdot V_{acHL}}{2.3V} = 4.449$$

Turns ratio between inductor and ZCD winding. Smaller than Ratio.

$$R_{FB1} := \frac{V_{out_max} - V_{out}}{I_{OVP}} = 4.5 \times 10^6 \Omega$$

The part includes an OVP triggered by an overcurrent

$$R_{EQ} := \frac{2.5V \cdot R_{FB1}}{V_{out} - 2.5V} = 29.412 k\Omega$$

$$R_{FB2} := \frac{R_{EQ} \cdot R_{FB}}{R_{FB} - R_{EQ}} = 78.595 k\Omega$$

Low-side resistance value

This corresponds to a bias current of:

$$\frac{V_{out} - V_{ref}}{R_{FB1}} = 85 \mu A$$

Pass this value to macro (I_{bias})

$$R_{ZCD} := \frac{\sqrt{2} \cdot V_{acHL}}{I_{CL_NEG}} \cdot \frac{1}{\text{Ratio}} = 33.692 \text{ k}\Omega \quad \text{Min value for the RCD resistance}$$

$$V_{out_UV} := \frac{R_{FB1} + R_{EQ}}{R_{EQ}} \cdot 300\text{mV} = 46.2 \text{ V} \quad \text{Undervoltage detection}$$

----- MOSFET transistor rms current -----

$$I_{D_rms} := \frac{2 \cdot P_{out}}{\sqrt{3} \cdot \eta \cdot V_{acLL}} \cdot \sqrt{1 - \frac{8 \cdot \sqrt{2} \cdot V_{acLL}}{3 \cdot \pi \cdot V_{out}}} = 0.741 \text{ A}$$

$$P_{cond} := I_{D_rms}^2 \cdot r_{DS_on} = 0.11 \text{ W}$$

$$C_{oss} := 27.5\text{pF} \quad \text{Coss capacitance measured at 100 V}$$

$$P_{SW} := \frac{2}{3} \cdot C_{oss} \cdot \sqrt{25} \cdot (V_{out})^2 \cdot F_{sw_min} = 0.408 \text{ W} \quad \text{approximated switching losses}$$

----- Sense resistance -----

$$R_{sense} := \frac{V_{LIM}}{I_{L_peak}} = 0.172 \Omega$$

$$P_R := I_{D_rms}^2 \cdot R_{sense} = 0.095 \text{ W}$$

----- Output capacitor design -----

$$C_{out} := \frac{P_{out}}{2 \cdot \pi \cdot F_{line} \cdot V_{out}^2 \cdot \delta V} = 38.655 \mu\text{F}$$

$$I_{C_rms} := \sqrt{\frac{32 \cdot \sqrt{2} \cdot P_{out}^2}{9 \cdot \pi \cdot V_{acLL} \cdot V_{out} \cdot \eta^2} - \left(\frac{P_{out}}{V_{out}}\right)^2} = 0.796 \text{ A} \quad \text{Low-frequency ripple current}$$

Chose: $C_{out} := 82\mu\text{F}$ $V_{min} := 330\text{V}$ Minimum acceptable output voltage

$$t_{hold_up} := \frac{C_{out} \cdot (V_{out}^2 - V_{min}^2)}{2 \cdot P_{out}} = 8.957 \text{ ms} \quad \text{The time it takes at } P_{out} \text{ for } V_{out} \text{ to drop from } V_{out} \text{ to } V_{min}$$

- BCM Power factor correction - VM - ac.asc
- BCM Power factor correction - VM - fixed load.asc
- BCM Power factor correction - VM - load step.asc

Run BCM *PFC – VM – ac* to extract the ac response. Pass the calculated parameters to the macros.

This is a BCM PFC averaged model.
Operating parameters are from NCP1608

1. Select lowest Vin and max load
2. Plot V(out)/V(err)
3. Extract mag and phase at crossover (e.g. 5 Hz in low line)
4. Feed the macro with what you've extracted
5. Run another ac analysis, plot V(out)/V(in)
6. Check crossover and margins are ok
7. Increase Vin to max and check margins again



Christophe Basso - October 2024

```
.model DPFC D TT=100n Rs=10m Cjo=50p N=0.6
.model DOTA D tt=100n Rs=10m N=100m
*
```

```
.param Vrms=195
.param Pout=200
.param Vout=385
.param RL={Vout**2/Pout}
.param L=900u
.param Ct=588p
.param I1=297u
```


```
.ac dec 100 10m 100
```

```
.options abstol=1u vntol=1m reltol=0.01 gmin=100p
+method=gear
```




```
*
.param Gfc=25.3 ; magnitude at crossover *
.param PS=-63 ; phase lag at crossover *
*
* Enter Design Goals Information Here *
*
.param fc=10 ; targeted crossover *
.param PM=60 ; choose phase margin at crossover *
*
* Enter the Values for Vout and Bridge Bias Current *
*
.param Ibias=250u
.param Vref=2.5
*
* Do not edit the below lines *
*
.param gm=100u ; transconductance in Siemens *
.param Rlower={Vref/Ibias}
.param Rupper={(Vout-Vref)/Ibias}
.param boost={PM-PS-90}
.param G={10**(-Gfc/20)}
.param kf={tan((boost/2+45)*pi/180)}
.param fp={fc*kf}
.param fz={fc/kf}
.param a={sqrt((fc**2/fp**2)+1)}
.param b={sqrt((fz**2/fc**2)+1)}
.param R2={(a/b)*(fp*G)*(Rlower+Rupper)/((fp-fz)*Rlower*gm)}
.param C1={1/(2*pi*R2*fz)}
.param C2={Rlower*gm*(b/a)/(2*pi*fp*G*(Rlower+Rupper))}
*
```

From the simulation, you can plot the power stage response $H(s)$ and compensated the loop gain.



Reproduce the adopted values for the power stage and run BCM *PFC – VM – fixed load* to extract the operating parameters.




```
.tran 0 550m 500m 100u
.model DPFC D TT=100n Rs=10m Cjo=50p N=0.6
.model DOTA D tt=100n Rs=10m N=100m
*
.param Vrms=195
.param Pout=200
.param Vout=385
.param RL={Vout**2/Pout}
.param L=900u
.param Ct=588p
.param I1=297u
*
.param Gfc=25.3 ; magnitude at crossover *
.param PS=-62 ; phase lag at crossover *
*
* Enter Design Goals Information Here *
*
.param fc=10 ; targeted crossover *
.param PM=60 ; choose phase margin at crossover *
*
* Enter the Values for Vout and Bridge Bias Current *
*
.param Ibias=250u
.param Vref=2.5
*
* Do not edit the below lines *
*
.param gm=100u ; transconductance in Siemens *
.param Rlower={Vref/Ibias}
.param Rupper={({Vout-Vref}/Ibias)}
.param boost={PM-PS-90}
.param G={10**(-Gfc/20)}
.param kf={tan((boost/2+45)*pi/180)}
.param fp={fc*kf}
.param fz={fc/kf}
.param a={sqrt((fc**2/fp**2)+1)}
.param b={sqrt((fz**2/fc**2)+1)}
.param R2={(a/b)*(fp*G)*(Rlower+Rupper)/((fp-fz)*Rlower*gm)}
.param C1={1/(2*pi*R2*fz)}
.param C2={Rlower*gm*(b/a)/(2*pi*fp*G*(Rlower+Rupper))}
*
.options abstol=1u vntol=1m reltol=0.01 gmin=100p
+method=gear
```


Values coming from ac analysis



```
*
.param Gfc=25.3 ; magnitude at crossover *
.param PS=-63 ; phase lag at crossover *
*
* Enter Design Goals Information Here *
*
.param fc=10 ; targeted crossover *
.param PM=60 ; choose phase margin at crossover *
*
```



Now you can run BCM *PFC – VM – step load* to check stability is ok and undershoots/overshoots are acceptable.




```
.model DPFC D TT=100n Rs=10m Cjo=50p N=0.6
.model DOTA D tt=100n Rs=10m N=100
.MODEL TOFSW SW(Ron=25m Roff=10Meg Vt=2 Vh=1)
*
.param Vrms=195
.param Pout=200
.param Vout=385
.param RL={Vout**2/Pout}
.param L=900u
.param Ct=588p
*param I1=297u


.param Gfc=25.3 ; magnitude at crossover *
.param PS=-63 ; phase lag at crossover *
*
* Enter Design Goals Information Here *
*
.param fc=10 ; targeted crossover *
.param PM=60 ; choose phase margin at crossover *
*
* Enter the Values for Vout and Bridge Bias Current *
*
.param Ibias=250u
.param Vref=2.5
*
* Do not edit the below lines *
*
.param gm=100u ; transconductance in Siemens *
.param Rlower={Vref/Ibias}
.param Rupper={({Vout-Vref})/Ibias}
.param boost={PM-PS-90}
.param G={10**(-Gfc/20)}
.param kf={tan((boost/2+45)*pi/180)}
.param fp={fc*kf}
.param fz={fc/kf}
.param a={sqrt((fc**2/fp**2)+1)}
.param b={sqrt((fz**2/fc**2)+1)}
.param R2={(a/b)*(fp*G)*(Rlower+Rupper)/((fp-fz)*Rlower*gm)}
.param C1={1/(2*pi*R2*fz)}
.param C2={Rlower*gm*(b/a)/(2*pi*fp*G*(Rlower+Rupper))}
*

.options abstol=1u vntol=1m reltol=0.01 gmin=100p
+method=gear
```


The power is stepped from 50 to 100% (100 to 200 W). If the undershoot is too deep, you can increase the output capacitance (re-run ac analysis) or push crossover a little. Crossover changes with the ratio V_{inHL}/V_{inLL} square. The max f_c should around 20-30 Hz at V_{inHL} for best input current distortion figures.



This is now the cycle-by-cycle simulation and the error amplifier is compensated from the averaged model. The simulation time is acceptable for a few line cycles. Beyond, the amount of data can become problematic and the display of a given waveform may take some time.



The waveforms are good looking, $V_{in} = 195\text{ V rms}$ and $P_{out} = 200\text{ W}$.



The waveforms are good looking, $V_{in} = 230\text{ V rms}$ and $P_{out} = 200\text{ W}$. The ripple is a bit strong for a 385-V output. The peak of the rectified input shall always be less than the valley voltage otherwise the PFC operations are disturbed in high-line conditions. You can either increase the output capacitance or bring the dc output to 400 V.

